HEF4104B

Quad low-to-high voltage translator with 3-state outputs

Rev. 07 — 16 December 2009   **Product data sheet**

1. General description

The HEF4104B is a quad low voltage-to-high voltage translator with 3-state outputs. It provides the capability of interfacing low voltage circuits to high voltage circuits. For example low voltage Local Oxidation Complementary MOS (LOCMOS) and Transistor Transistor Logic (TTL) to high voltage LOCMOS. It has four data inputs (A0 to A3), an active HIGH output enable input (OE), four data outputs (B0 to B3) and their complements ($\overline{B}0$ to $\overline{B}3$).

With OE = HIGH, the outputs B0 to B3 and $\overline{B}0$ to $\overline{B}3$ are in the low impedance ON-state, either HIGH or LOW as determined by the inputs A0 to A3. With OE = LOW, the outputs B0 to B3 and $\overline{B}0$ to $\overline{B}3$ are in the high-impedance OFF-state.

It uses a common negative supply (V_{SS}) and separate positive supplies for the inputs ($V_{DD(A)}$) and the outputs ($V_{DD(B)}$). $V_{DD(A)}$ must always be less than or equal to $V_{DD(B)}$, even during power turn-on and turn-off. For the permissible operating range of $V_{DD(A)}$ and $V_{DD(B)}$ see Figure 4.

Each input protection circuit is terminated between $V_{DD(B)}$ and V_{SS}. This allows the input signals to be driven from any potential between $V_{DD(B)}$ and V_{SS}, without regard to current limiting. When driving from potentials greater than $V_{DD(B)}$ or less than V_{SS}, the current at each input must be limited to 10 mA.

It operates over a recommended V_{DD} power supply range of 3 V to 15 V referenced to V_{SS} (usually ground). Unused inputs must be connected to V_{DD}, V_{SS}, or another input. It is also suitable for use over the full industrial (-40 °C to $+85$ °C) temperature range.

2. Features

- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Inputs and outputs are protected against electrostatic effects
- Operates across the full industrial temperature range from -40 °C to $+85$ °C
- Complies with JEDEC standard JESD 13-B

3. Applications

- Industrial

4.   Ordering information

Table 1.   Ordering information

All types operate from −40 ℃ to +85 ℃.

| Type number	Package		Version
	Name	**Description**	
HEF4104BP	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4
HEF4104BT	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1

5.   Functional diagram


Fig 1.   Logic symbol


Fig 2.   Logic diagram

6. Pinning information

6.1 Pinning

HEF4104B

$V_{DD(B)}$	1	16	$V_{DD(A)}$
$\overline{B}0$	2	15	OE
B0	3	14	$\overline{B}3$
A0	4	13	B3
A1	5	12	A3
B1	6	11	A2
$\overline{B}1$	7	10	B2
V_{SS}	8	9	$\overline{B}2$

001aag263

Fig 3. Pin configuration

6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
$V_{DD(B)}$	1	supply voltage port B
$\overline{B}0$ to $\overline{B}3$	2, 7, 9, 14	complementary data output
B0 to B3	3, 6, 10, 13	data output
A0 to A3	4, 5, 11, 12	data input
V_{SS}	8	common negative supply voltage (0 V)
OE	15	output enable input
$V_{DD(A)}$	16	supply voltage port A

7. Functional description

Table 3. Function table[1]

Control	Output	
OE	Bn	$\overline{B}n$
H	An	$\overline{A}n$
L	Z	Z

[1] H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF-state.

HEF4104B_7

Product data sheet Rev. 07 — 16 December 2009 3 of 14

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to V_{SS} = 0 V (ground).

Symbol	Parameter	Conditions		Min	Max	Unit
$V_{DD(A)}$	supply voltage A	port A; $V_{DD(A)} \leq V_{DD(B)}$		−0.5	+18	V
$V_{DD(B)}$	supply voltage B	port B; $V_{DD(B)} \geq V_{DD(A)}$		−0.5	+18	V
I_{IK}	input clamping current	$V_I < −0.5$ V or $V_I > V_{DD(A)} + 0.5$ V		-	±10	mA
V_I	input voltage			−0.5	$V_{DD(A)} + 0.5$	V
I_{OK}	output clamping current	$V_O < −0.5$ V or $V_O > V_{DD(B)} + 0.5$ V		-	±10	mA
$I_{I/O}$	input/output current			-	±10	mA
I_{DD}	supply current		[1]	-	50	mA
T_{stg}	storage temperature			−65	+150	°C
T_{amb}	ambient temperature			−40	+85	°C
P_{tot}	total power dissipation	T_{amb} = −40 °C to +85 °C				
		DIP16	[2]	-	750	mW
		SO16	[3]	-	500	mW
P	power dissipation	per output		-	100	mW

[1] I_{DD} is the combined current of $I_{DD(A)}$ and $I_{DD(B)}$.

[2] For DIP16 packages: above T_{amb} = 70 °C, P_{tot} derates linearly at 12 mW/K.

[3] For SO16 packages: above T_{amb} = 70 °C, P_{tot} derates linearly at 8 mW/K.

9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DD(A)}$	supply voltage A		3	-	$\leq V_{DD(B)}$	V
$V_{DD(B)}$	supply voltage B		$\geq V_{DD(A)}$	-	15	V
V_I	input voltage		0	-	$V_{DD(A)}$	V
T_{amb}	ambient temperature	in free air	−40	-	+85	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{DD(A)}$ = 5 V	-	-	3.75	µs/V
		$V_{DD(A)}$ = 10 V	-	-	0.5	µs/V
		$V_{DD(A)}$ = 15 V	-	-	0.08	µs/V

## 10. Static characteristics

Table 6. Static characteristics

$V_{DD(A)} = V_{DD(B)}$; $V_{SS} = 0$ V; $V_I = V_{SS}$ or $V_{DD(A)}$; unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD}[1]	T_{amb} = −40 °C		T_{amb} = +25 °C		T_{amb} = +85 °C		Unit
				Min	Max	Min	Max	Min	Max	
V_{IH}	HIGH-level input voltage	$|I_O| < 1$ μA	5 V	3.5	-	3.5	-	3.5	-	V
			10 V	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	V
V_{IL}	LOW-level input voltage	$|I_O| < 1$ μA	5 V	-	1.5	-	1.5	-	1.5	V
			10 V	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	V
V_{OH}	HIGH-level output voltage	$|I_O| < 1$ μA	5 V	4.95	-	4.95	-	4.95	-	V
			10 V	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	V
V_{OL}	LOW-level output voltage	$|I_O| < 1$ μA	5 V	-	0.05	-	0.05	-	0.05	V
			10 V	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	V
I_{OH}	HIGH-level output current	$V_O = 2.5$ V	5 V	−1.7	-	−1.4	-	−1.1	-	mA
		$V_O = 4.6$ V	5 V	−0.52	-	−0.44	-	−0.36	-	mA
		$V_O = 9.5$ V	10 V	−1.3	-	−1.1	-	−0.9	-	mA
		$V_O = 13.5$ V	15 V	−3.6	-	−3.0	-	−2.4	-	mA
I_{OL}	LOW-level output current	$V_O = 0.4$ V	5 V	0.52	-	0.44	-	0.36	-	mA
		$V_O = 0.5$ V	10 V	1.3	-	1.1	-	0.9	-	mA
		$V_O = 1.5$ V	15 V	3.6	-	3.0	-	2.4	-	mA
I_I	input leakage current		15 V	-	±0.3	-	±0.3	-	±1.0	μA
I_{DD}	supply current	all valid input combinations; $I_O = 0$ A	5 V [2]	-	20	-	20	-	150	μA
			10 V	-	40	-	40	-	300	μA
			15 V	-	80	-	80	-	600	μA
I_{OZ}	OFF-state output current	HIGH level; $V_O = V_{DD(B)}$	15 V	-	1.6	-	1.6	-	12.0	μA
		LOW level; $V_O = V_{SS}$	15 V	-	−1.6	-	−1.6	-	−12.0	μA
C_I	input capacitance	digital inputs	-	-	-	-	-	7.5	-	pF

[1] V_{DD} is the same as $V_{DD(A)}$ and $V_{DD(B)}$.

[2] I_{DD} is the combined current of $I_{DD(A)}$ and $I_{DD(B)}$.

The shaded area shows the permissible operating range.

Fig 4. **V$_{DD(B)}$ as a function of V$_{DD(A)}$**

11. Dynamic characteristics

Table 7. **Dynamic characteristics**

$T_{amb} = 25\ °C$; for test circuit see Figure 7; unless otherwise specified.

Symbol	Parameter	Conditions	Extrapolation formula[1]	Min	Typ	Max	Unit
t$_{PHL}$	HIGH to LOW propagation delay	An to Bn, B̄n; see Figure 5					
		V$_{DD(A)}$ = V$_{DD(B)}$ = 5 V	143 ns + (0.55 ns/pF)C$_L$	-	170	340	ns
		V$_{DD(A)}$ = V$_{DD(B)}$ = 10 V	69 ns + (0.23 ns/pF)C$_L$	-	80	160	ns
		V$_{DD(A)}$ = V$_{DD(B)}$ = 15 V	57 ns + (0.16 ns/pF)C$_L$	-	65	135	ns
t$_{PLH}$	LOW to HIGH propagation delay	An to Bn, B̄n; see Figure 5					
		V$_{DD(A)}$ = V$_{DD(B)}$ = 5 V	143 ns + (0.55 ns/pF)C$_L$	-	170	340	ns
		V$_{DD(A)}$ = V$_{DD(B)}$ = 10 V	69 ns + (0.23 ns/pF)C$_L$	-	80	160	ns
		V$_{DD(A)}$ = V$_{DD(B)}$ = 15 V	62 ns + (0.16 ns/pF)C$_L$	-	70	140	ns
t$_{THL}$	HIGH to LOW output transition time	Bn or B̄n; see Figure 6					
		V$_{DD(A)}$ = V$_{DD(B)}$ = 5 V	10 ns + (1.00 ns/pF)C$_L$	-	60	120	ns
		V$_{DD(A)}$ = V$_{DD(B)}$ = 10 V	9 ns + (0.42 ns/pF)C$_L$	-	30	60	ns
		V$_{DD(A)}$ = V$_{DD(B)}$ = 15 V	6 ns + (0.28 ns/pF)C$_L$	-	20	40	ns
t$_{TLH}$	LOW to HIGH output transition time	Bn or B̄n; see Figure 6					
		V$_{DD(A)}$ = V$_{DD(B)}$ = 5 V	10 ns + (1.00 ns/pF)C$_L$	-	60	120	ns
		V$_{DD(A)}$ = V$_{DD(B)}$ = 10 V	9 ns + (0.42 ns/pF)C$_L$	-	30	60	ns
		V$_{DD(A)}$ = V$_{DD(B)}$ = 15 V	6 ns + (0.28 ns/pF)C$_L$	-	20	40	ns
t$_{PHZ}$	HIGH to OFF-state propagation delay	OE to Bn, B̄n; see Figure 6					
		V$_{DD(A)}$ = V$_{DD(B)}$ = 5 V		-	70	135	ns
		V$_{DD(A)}$ = V$_{DD(B)}$ = 10 V		-	55	110	ns
		V$_{DD(A)}$ = V$_{DD(B)}$ = 15 V		-	60	120	ns

Table 7.   Dynamic characteristics *…continued*

$T_{amb} = 25$ °C; for test circuit see Figure 7; unless otherwise specified.

Symbol	Parameter	Conditions	Extrapolation formula[1]	Min	Typ	Max	Unit
t_{PLZ}	LOW to OFF-state propagation delay	OE to Bn, $\overline{Bn}$; see Figure 6					
		$V_{DD(A)} = V_{DD(B)} = 5$ V		-	70	135	ns
		$V_{DD(A)} = V_{DD(B)} = 10$ V		-	55	105	ns
		$V_{DD(A)} = V_{DD(B)} = 15$ V		-	55	110	ns
t_{PZH}	OFF-state to HIGH propagation delay	OE to Bn, $\overline{Bn}$; see Figure 6					
		$V_{DD(A)} = V_{DD(B)} = 5$ V		-	195	395	ns
		$V_{DD(A)} = V_{DD(B)} = 10$ V		-	95	195	ns
		$V_{DD(A)} = V_{DD(B)} = 15$ V		-	80	165	ns
t_{PZL}	OFF-state to LOW propagation delay	OE to Bn, $\overline{Bn}$; see Figure 6					
		$V_{DD(A)} = V_{DD(B)} = 5$ V		-	195	395	ns
		$V_{DD(A)} = V_{DD(B)} = 10$ V		-	95	190	ns
		$V_{DD(A)} = V_{DD(B)} = 15$ V		-	80	160	ns

[1]   Typical value of the propagation delay and output transition time can be calculated with the extrapolation formula (C_L in pF).

Table 8.   Dynamic power dissipation

$V_{DD(A)} = V_{DD(B)}$; $V_{SS} = 0$ V; $t_r = t_f \leq 20$ ns; $T_{amb} = 25$ °C.

Symbol	Parameter	V_{DD}[1]	Typical formula (µW)	where
P_D	dynamic power dissipation	5 V	$P_D = 3000 \times f_i + \Sigma(f_o \times C_L) \times V_{DD}^2$	f_i = input frequency in MHz;
		10 V	$P_D = 12200 \times f_i + \Sigma(f_o \times C_L) \times V_{DD}^2$	f_o = output frequency in MHz;
		15 V	$P_D = 31000 \times f_i + \Sigma(f_o \times C_L) \times V_{DD}^2$	C_L = output load capacitance in pF;
				$\Sigma(f_o \times C_L)$ = sum of the outputs;
				V_{DD} = supply voltage in V.

[1] V_{DD} is the same as $V_{DD(A)}$ and $V_{DD(B)}$.

12. Waveforms

Measurement points are given in Table 9.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig 5. **Data input (An) to data output (Bn, $\overline{Bn}$) propagation delays and output transition times**


Measurement points are given in Table 9.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig 6. **Enable and disable times**

Table 9.   **Measurement points**

Input		Output		
V_I	V_M	V_M	V_X	V_Y
V_{SS} or $V_{DD(A)}$	$0.5V_{DD(A)}$	$0.5V_{DD(B)}$	$0.1V_{DD(B)}$	$0.9V_{DD(B)}$

a. Input waveforms

b. Test circuit

Test data given in Table 10.

Definitions for test circuit:

DUT = Device Under Test.

C_L = load capacitance including jig and probe capacitance.

R_L = load resistance.

R_T = termination resistance should be equal to the output impedance Z_o of the pulse generator.

Fig 7.   **Test circuit for measuring switching times**

Table 10.   **Test data**

Supplies	Input	Load		V_{EXT}		
$V_{DD(A)} = V_{DD(B)}$	t_r, t_f	R_L	C_L	t_{PHL}, t_{PLH}	t_{PZL}, t_{PLZ}	t_{PZH}, t_{PHZ}
5 V to 15 V	≤ 20 ns	1 kΩ	50 pF	open	$V_{DD(B)}$	V_{SS}

HEF4104B_7

Product data sheet   Rev. 07 — 16 December 2009   9 of 14

13. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil)　　　　　**SOT38-4**

DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A$_1$ min.	A$_2$ max.	b	b$_1$	b$_2$	c	D [1]	E [1]	e	e$_1$	L	M$_E$	M$_H$	w	Z [1] max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT38-4						~~95-01-14~~ 03-02-13

Fig 8.　Package outline SOT38-4 (DIP16)

SO16: plastic small outline package; 16 leads; body width 3.9 mm **SOT109-1**

DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A₁	A₂	A₃	bₚ	c	D[1]	E[1]	e	Hₑ	L	Lₚ	Q	v	w	y	Z[1]	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT109-1	076E07	MS-012				~~99-12-27~~ 03-02-19

Fig 9. Package outline SOT109-1 (SO16)

14. Revision history

Table 11.   Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
HEF4104B_7	20091216	Product data sheet	-	HEF4104B_6
Modifications:	• Section 12 "Waveforms" Figure 7 "Test circuit for measuring switching times" updated.			
HEF4104B_6	20091102	Product data sheet	-	HEF4104B_5
HEF4104B_5	20090728	Product data sheet	-	HEF4104B_4
HEF4104B_4	20090305	Product data sheet	-	HEF4104B_CNV_3
HEF4104B_CNV_3	19950101	Product specification	-	HEF4104B_CNV_2
HEF4104B_CNV_2	19950101	Product specification	-	-

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

15.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: **http://www.nxp.com**

For sales office addresses, please send an email to: **salesaddresses@nxp.com**

17. Contents